## CYIS1SM0250-AA STAR250 250K Pixel Radiation Hard CMOS Image Sensor

## Features

The STAR250 sensor is a CMOS Active Pixel Sensor, designed for application in Optical Inter-Satellite Link beam trackers. The STAR250 is part of broader range of applications such as space-borne systems like sun sensing and star tracking. It features 512 by 512 pixels on a $25 \mu \mathrm{~m}$ pitch, on chip Fixed Pattern Noise (FPN) correction, a programmable gain amplifier, and a 10bit ADC. Flexible operating (multiple windowing, subsampling) is possible by direct addressable Xand Y - register.
The sensor has an outstanding radiation tolerance that is observed by using proprietary technology modifications and design techniques. Two versions of sensors are available, STAR250 and STAR250BK7. STAR250 has a quartz glass lid and air in the cavity. The STAR250BK7 has a BK7G18 glass lid with anti reflective coating. The cavity is filled with $\mathrm{N}_{2}$ increasing the temperature operating range.

## Key Features

| Parameter | Typical Value |
| :---: | :---: |
| Optical Format | 1 Inch |
| Active Pixels | $512 \times 512$ |
| Pixel Size | $25 \mu \mathrm{~m}$ |
| Shutter Type | Electronic |
| Maximum Data Rate / Master Clock | 8 MHz |
| Frame Rate | Up to 30 full frames/s |
| ADC Resolution | 10 bit |
| Sensitivity | 3340 V.m²/W.s |
| Dynamic Range | 74dB (5000:1) |
| kTC Noise | $76 \mathrm{e}^{-}$ |
| Dark Current | $4750 \mathrm{e}^{-} / \mathrm{s}$ at RT |
| Supply Voltage | 5 V |
| Operating Temperature | $0^{\circ} \mathrm{C}-+65^{\circ} \mathrm{C}$ (STAR250) |
|  | $-40^{\circ} \mathrm{C}-+85^{\circ} \mathrm{C}$ (STAR250BK7) |
| Gamma Total Dose Radiation tolerance | Increase in average dark current $<1 \mathrm{nA} / \mathrm{cm}^{2}$ after 3 MRad |
|  | Image operation with dark signal $<1 \mathrm{~V} / \mathrm{s}$ after 10 Mrad demonstrated (Co60) |

Key Features (continued)

| Parameter | Typical Value |
| :--- | :---: |
| Proton Radiation <br> Tolerance | $1 \%$ of pixels has an increase in <br> dark current $>1 \mathrm{nA} / \mathrm{cm}^{2}$ after <br> $3^{\star} 10^{\wedge} 10$ protons at 11.7 MeV |
| SEL Threshold | $>80 \mathrm{MeV} \mathrm{cm}^{3} \mathrm{mg}^{-1}$ |
| Color Filter Array | Mono |
| Packaging | 84 pin JLCC |
| Power Consumption | $<350 \mathrm{~mW}$ |

## Applications

- Satellites
- Spacecraft monitoring
- Nuclear inspection



## Specifications

## General Specifications

Table 1. General Specifications

| Parameter | Specification | Remarks |
| :--- | :---: | :--- |
| Pixel Architecture | 3-transistor active pixel <br> 4 diodes per pixel | Radiation-tolerant pixel design <br> 4 photodiodes for improved MTF |
| Pixel Size | $25 \times 25 \mu \mathrm{~m}^{2}$ |  |
| Resolution | 512 by 512 pixels |  |
| Pixel Rate | 8 Mps |  |
| Shutter Type | Electronic | Integration time is variable in time, steps equal to the row <br> readout time |
| Frame Rate | 29 full frames/second |  |
| Extended dynamic range | Double slope |  |
| Programmable gain | Programmable between $\times 1, \times 2, \times 4, \times 8$ | Selectable through pins G0 and G1 |
| Supply voltage VDD | 5 V |  |
| Operational temperature <br> range | $0^{\circ} \mathrm{C}-+65^{\circ} \mathrm{C}$ | STAR250 (Quartz glass lid, air in cavity) |
| Package | $-40^{\circ} \mathrm{C}-+85^{\circ} \mathrm{C}$ | STAR250BK7 (BK7G18 glass lid, $\mathrm{N}_{2}$ in cavity) |

## Electro-optical Specifications

## Overview

Table 2. Electro-optical Specifications

| Parameter | Specification (all typical) |  |
| :--- | :---: | :--- |
| Detector Technology | CMOS Active Pixel Sensor | Comment |
| Pixel Structure | 3-transistor active pixel <br> 4 diodes per pixel | Radiation-tolerant pixel design <br> 4 Photodiodes for improved MTF |
| Photodiode | High fill factor photodiode |  |
| Sensitive Area Format | 512 by 512 pixels |  |
| Pixel Size | $25 \times 25 \mu \mathrm{~m}^{2}$ | See curves |
| Spectral Range | $200-1000 \mathrm{~nm}$ | Above $20 \%$ between 450 and 750 nm <br> (Note: Metal FillFactor (MFF) is $63 \%)$ |
| Quantum Efficiency $\times$ Fill <br> Factor | 311 K electrons | When output amplifier gain $=1$ |
| Full Well Capacity | 128 K electrons | When output amplifier gain $=1$ |
| Linear Range within $+1 \%$ | 1.68 V | When output amplifier gain $=1$ |
| Output Signal Swing | $5.7 \mu \mathrm{~V} / \mathrm{e}^{-}$ | When output amplifier gain $=1$ near dark |
| Conversion Gain | $76 \mathrm{e}^{-}$ | Dominated by kTC |
| Temporal Noise | $74 \mathrm{~dB} \mathrm{(5000:1)}$ | At the analog output |
| Dynamic Range |  |  |

Table 2. Electro-optical Specifications (continued)

| Parameter | Specification (all typical) | Comment |
| :---: | :---: | :---: |
| FPN (Fixed Pattern Noise) | $1<0.1 \%$ of full well (typical) | Measured local, on central image area $50 \%$ of pixels, in the dark |
| PRNU (Photo Response Non-uniformity) | Local: $1=0.39 \%$ of response Global: 1 = 1.3\% of response | Measured in central image area 50\% of pixels, at Qsat/2 |
| Average Dark Current Signal | $4750 \mathrm{e}^{-1 / s}$ | At RT |
| DSNU (Dark Signal Non Uniformity) | $3805 \mathrm{e}^{\text {e/s RMS }}$ | At RT, scale linearly with integration time |
| MTF | Horizontal: 0.36 Vertical: 0.39 | at 600 nm . |
| Optical Cross Talk | $5 \%$ (TBC) to nearest neighbor if central pixel is homogeneously illuminated |  |
| Anti-blooming Capacity | $\times 1000$ to $\times 100000$ |  |
| Output Amplifier Gain | 1, 2, 4 or 8 | Controlled by 2 bits |
| Windowing | $X$ and $Y$ 9-bit programmable shift registers | Indicate upper left pixel of each window |
| Electronic Shutter Range | 1: 512 | Integration time is variable in time steps equal to the row readout time |
| ADC | 10 bit |  |
| ADC Linearity | $\pm 3.5$ counts | INL |
| Missing Codes | none |  |
| ADC Setup Time | 310 ns | To reach 99\% of final value |
| ADC Delay Time | 125 ns |  |
| Power Dissipation | < 350 mW | Average at 8 MHz pixel rate |

CYIS1SM0250-AA

## Spectral Response Curve

Figure 1. Spectral Response Curve


Figure 2. UV Region Spectral Response Curve


CYIS1SM0250-AA

## Pixel Profile

Figure 3. Pixel Profile


The pixel profile is measured using the 'knife edge' method: the image of a target containing a black to white transition is scanned over a certain pixel with subpixel resolution steps.

The image sensors settings and the illumination conditions are adjusted such that the transition covers $50 \%$ of the output range. The scan is performed both horizontal and vertical.

## Electrical Specifications

## Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings STAR250

| Characteristics | Limits |  | Units | Remarks |
| :--- | :---: | :---: | :---: | :---: |
|  | Min | Max |  |  |
| Any Supply Voltage | -0.5 | +7 | V |  |
| Voltage on any Input Terminal | -0.5 | $\mathrm{Vdd}+0.5$ | V |  |
| Operating Temperature | 0 | +60 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | -10 | +60 | ${ }^{\circ} \mathrm{C}$ |  |
| Sensor soldering Temperature | NA | 125 | ${ }^{\circ} \mathrm{C}$ | Hand soldering only. The <br> sensor's temperature <br> during soldering should not <br> exceed this limit. |

Table 4. Absolute Maximum Ratings STAR250BK7

| Characteristics | Limits |  | Units | Remarks |
| :--- | :---: | :---: | :---: | :--- |
|  | Min | Max |  |  |
| Any Supply Voltage | -0.5 | +7 | V |  |
| Voltage on any Input Terminal | -0.5 | $\mathrm{Vdd}+0.5$ | V |  |
| Operating Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
|  | -40 | +120 | ${ }^{\circ} \mathrm{C}$ | Maximum 1 hour |
| Sensor soldering Temperature | NA | 125 | ${ }^{\circ} \mathrm{C}$ | Hand soldering only. The <br> sensor's temperature <br> during soldering should not <br> exceed this limit. |

## Radiation Tolerance

Table 5. Radiation Tolerance

| Parameter | Criterion | Qualification level |
| :--- | :---: | :--- |
| Gamma Total Dose Radiation <br> tolerance | Increase in average dark current <br> $<1 \mathrm{nA} / \mathrm{cm}^{2}$ after 3 MRad | See graph |
|  | Image operation with dark signal <br> $<1 \mathrm{~V} / \mathrm{s}$ | 10 Mrad demonstrated (Co60) |
|  | Single (test) pixel operation with <br> dark signal < $1 \mathrm{~V} / \mathrm{s}$ | 24 Mrad demonstrated (Co60) |
| Proton Radiation Tolerance | $1 \%$ of pixels has an increase in <br> dark current $>1 \mathrm{nA} / \mathrm{cm}^{2}$ after <br> $3^{\star 1} 10^{\wedge} 10$ protons at 11.7 MeV | see graph |
| SEL Threshold | $>80 \mathrm{MeV} \mathrm{cm}^{3} \mathrm{mg}^{-1}$ | To be confirmed |

Figure 4. shows the increase in dark current under total dose irradiation. This curve is measured when the radiation is at
high dose rate. Annealing results in a significant dark current decrease.

Figure 4. Dark Current Increase


Figure 5. shows the percentage of pixels with a dark current increase under 11.7 Mev radiation with protons.

Absolute Ratings are those values beyond that damage to the device may occur.

Figure 5. Percentage of Pixels with Dark Current Increase


[^0] voltages higher than the maximum rated voltages to this high-impedance circuit.

## DC Operating Conditions

Table 6. DC operating conditions

| Symbol | Parameter | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| VDD_ANA | Analogue supply voltage to imager part |  | 5 |  | V |
| VDD_DIG | Digital supply voltage to imager part |  | 5 |  | V |
| VDD_ADC_ANA | Analogue supply voltage to ADC |  | 5 |  | V |
| VDD_ADC_DIG | Digital supply voltage to ADC |  | 5 |  | V |
| VDD_ADC_DIG_3.3/5 | Supply voltage of ADC output stage |  | 3.3 to 5 |  | V |
| VIH | Logical '1' input voltage | 2.3 |  | Vdd | V |
| VIL | Logical '0' input voltage | 0 |  | 1 | V |
| VOH | Logical '1' output voltage | 4.25 | 4.5 |  | V |
| VOL | Logical '0' output voltage |  | 5.1 | 1 | V |
| VDD_PIX | Pixel array power supply (default 5V, the device is <br> then in "soft reset". In order to avoid the image lag <br> associated with soft reset, reduce this voltage to <br> 3...3.5V "hard reset") |  |  | V |  |
| VDD_RESL | Reset power supply |  |  |  |  |

## Sensor Architecture

Figure 6. STAR250 Schematic


The base line of the STAR250 sensor design consists of an imager with a 512 by 512 array of active pixels at $25 \mu \mathrm{~m}$ pitch. The detector contains on-chip correction for Fixed Pattern Noise (FPN) in the column amplifiers, a programmable gain output amplifier and a 10-bit Analog-to-Digital Converter (ADC). Through additional preset registers the start position of a window can be programmed to enable fast read out of only part of the detector array.

## Pixel Structure

The image sensor consists of several building blocks as outlined in Figure 6. The central element is a 512 by 512 pixel array with square pixels at $25 \mu \mathrm{~m}$ pitch. Unlike classical designs, the pixels of this sensor contain four photodiodes. This configuration enhances the MTF and reduces the PRNU. Figure 7. shows an electrical diagram of the pixel structure. The four photodiodes are connected in parallel to the reset transistor (T1). Transistor T2 converts the charge, collected on the photo diode node, to a voltage signal that is connected to
the column bus by T3. The Reset and the Read entrance of the pixel are connected to one of the $Y$ shift registers.

Figure 7. STAR250 Pixel Structure


## Shift Registers

The shift registers are located next to the pixel array and contain as many outputs as the number of rows in the pixel array. They are designed as "1-hot" registers, (YL and YR shift register) each allowing selection of one row of pixels at a time. A clock pulse moves the pointer one position down the register resulting in the selection of every individual row for either reset or for readout. The spatial offset between the two selected rows determines the integration time. A synchronization pulse to the shift registers loads the value from a preset register into the shift register forcing the pointer to a predetermined position. Windowing in the vertical $(\mathrm{Y})$ direction is achieved by presetting the registers to a row that is not the first row and by clocking out only the required number of rows.

## Column Amplifiers

All outputs from the pixels in a column are connected in parallel to a column amplifier. This amplifier samples the output voltage and the reset level of the pixel whose row is selected at that moment and presents these voltage levels to the output amplifier. As a result, the pixels are always reset immediately after readout as part of the sample procedure and the maximum integration time of a pixel is the time between two read cycles.

## Electronic Shutter

In a linescan integrating imager with electronic shutter, there are two continuous processes of image gathering.

The first process resets lines in a progressive scan. At line reset, all the pixels in a line are drained from any photo charges collected since their last reset or readout. After reset, a new exposure cycle starts for that particular line.

The second process is the actual readout, which also happens in an equally fast linewise progressive scan.
During readout, the photo charges collected since the previous reset are converted into an output voltage. This is then passed on pixel by pixel to the imager's pixel serial output and ADC. Readout is destructive, meaning the accumulation of charges from successive exposure phases is not possible in the present architecture.

The STAR250 has two $Y$ - shift registers; $Y L$ and $Y R$. One is used for readout of a line $(\mathrm{YL})$ and the other is used to reset a line (YR). The integration time is equal to the time between the last reset and the readout of that line, see Figure 8. The integration time is thus equal to:
Integration time $=(N r$. Lines * $($ RBT + pixel period $* N r$. Pixels $))$ with:

- Nr. Lines: Number of Lines between readout and reset (Y).
- Nr. Pixels: Number of pixels read out each line (X).
- RBT: Row Blanking Time $=3.2 \mu \mathrm{~s}$ (typical).
- Pixel period: $1 / 8 \mathrm{MHz}=125 \mathrm{~ns}$ (typical).

Figure 8. Electronic Shutter


## Programmable Gain Amplifier

The signal from the column amplifiers is fed to an output amplifier with four presettable gains (adjustable with pins G0 and G1). The offset correction of this amplifier is done through a black reference procedure. The signal from the output amplifier is externally available on the analog output terminator of the device.

## Analog-to-Digital Converter

The on-chip 10-bit ADC is electrically separated from the other circuits of the device. The ADC conversion range is set by the voltages on VLOW_ADC (pin 47) and VHIGH_ADC (pin 70). Make voltages on these pins equal to about 2 V on VLOW ADC and 4V on VHIGH ADC. The voltages are set by connecting VLOW with $1.2 \mathrm{k} \Omega$ to GND and VHIGH_ADC with $560 \Omega$ to VDD. This way, a resistor ladder is created as shown in Figure 9.

Figure 9. ADC Resistor Ladder


The internal ADC resistance varies according to temperature. The resistance value increases approximately $4.4 \Omega /{ }^{\circ} \mathrm{C}$ with increasing temperature. If the ADC range is set externally with resistors, the conversion range may vary with temperature. This effect is cancelled out by not making use of resistors but directly applying voltages on VLOW_ADC and VHIGH_ADC.

## Timing and Readout of the Image Sensor

## Image Readout Procedure

A preamble or initialization phase is irrelevant. The sensor is read out continuously. The first frame is generally saturated and useless because there is no preceding reset of each pixel.

## Image Readout

In an infinite uninterrupted loop, follow these steps line-by-line:

1. Synchronize the read (YL) and/or reset (YR) registers, in this cases:

- SYNC_YL - to reinitiate the readout sequence to row position Y1
- SYNC_YR - to reinitiate the reset pointer to row position Y1
For all other lines do not pulse one of these SYNC_Y signals.

2. Operate the double sampling column amplifiers with two RESETs. Apply one to reset the line that is currently selected to produce the reset reference level for the double sampling column amplifiers. Apply the other reset to another line depending on the required integration time reduction.
3. Perform a Line Readout:

Reset the $X$ read address shift register to the value in its shadow register (X1).
Perform a pixel readout operation, operating the track/hold and the ADC.

Shift the $X$ read address shift register one position further.
Shift the $Y$ read and reset address shift registers one position further. If either of Y read or reset address shift register comes to the end of the pixel array (or the ROI), wrap it around to the start position by pulsing SYNC_YL.

## Readout Timing

The actual line readout process starts with addressing the line to read. This is done either by initializing the YL pointer with a new value, or by shifting it one position beyond its previous value. (Addressing the line has reset, YR is done in an analogous fashion). During the "blanking time", after the new line is addressed on the sensor, the built-in column-parallel double sampling amplifiers are operated. This renders offset-corrected values of the line under readout.
After the blanking time the pixels of the row addressed by YL are read by multiplexing all the pixels one by one to the serial output chain. The pixel is selected by the $X$ pointer, and that pointer is either initialized with a new value or an increment of the previous position.

The time between row resets and their corresponding row readouts is the effective exposure time (or integration time). This time is proportional to the number of lines (DelayLines) between the line currently under reset and the line currently under readout: DelayLines $=(Y R-Y L+1)$. This time is also equal to the delay between the SYNC_YR pulse and the subsequent SYNC_YR.

The effective integration time tint is calculated as delaylines * line time. The line time itself is a function of four terms: the time to output the desired number of pixels in the line (Wframe), and the overhead ("blanking") time that is needed to select an new line and perform the double sampling and reset operations.

Figure 10. Basic Readout Timing


SYNC_YR is not identical to as SYNC_YL. SYNC_YR is used in case of electronic shutter operation. The CLK_YR is driven identically as CLK_YL, but the SYNC_YR pulse leads the SYNC_YL pulse by a certain number of rows. This lead time is the effective integration (electronic shutter $\sim$ ) time. Relative to the row timing, both SYNC pulses are given at the same time position, once for each frame, but during different rows.
SYNC_YL is pulsed when the first row is read out and SYNC_YR is pulsed for the electronic shutter to start for this
first row. CAL is pulsed on the first row too, $2 \mu$ s later than SYNC_YL.
The minimal idle time is $1.4 \mu \mathrm{~s}$ (before starting reading pixels). However, do not read out pixels during the complete row initialization process (in between the rising edge on S and the falling edge on L/R). In this case, the total idle time is minimal. This timing assumes that the Y start register was loaded in advance, which can occur at any time but before the pulse on SYNC_YL or SYNC_YR.

Table 7. Readout Timing Specifications

| Symbol | Min | Typ | Description |
| :---: | :---: | :---: | :--- |
| T1 | $1.8 \mu \mathrm{~s}$ |  | Delay between selection of new row by falling edge on CLK_YL and falling edge on S. <br> Minimal value. Normally, CLK_YR is low already at the end of the previous sequence. |
| T2 | $1.8 \mu \mathrm{~s}$ |  | Delay between selection of new a row by SYNC_YL and falling edge on S. |
| T3 | $0.4 \mu \mathrm{~s}$ |  | Duration of S and R pulse. |
| T 4 | $0.1 \mu \mathrm{~s}$ |  | Duration of RESET pulse. |
| T 5 | $\mathrm{~T} 4+40 \mathrm{~ns}$ | $0.3 \mu \mathrm{~s}$ | L/R pulse must overlap second RESET pulse at both sides. |

Table 7. Readout Timing Specifications (continued)

| Symbol | Min | Typ | Description |
| :---: | :---: | :---: | :--- |
| T6 | $0.8 \mu \mathrm{~s}$ |  | Delay between falling edge on RESET and falling edge on R. |
| T7 | 20 ns | $0.1 \mu \mathrm{~s}$ | Delay between falling edge on S and rising edge on RESET. |
| T8 | 0 | $1 \mu \mathrm{~s}$ | Delay between falling edge on L/R and falling edge on CLK_Y. |
| T9 | 100 ns | $1 \mu \mathrm{~s}$ | Duration of cal pulse. The CAL pulse is given once each frame. |
| T10 | 0 | $2 \mu \mathrm{~s}$ | Delay between falling edge of SYNC_YL and rising edge of CAL pulse. |
| T11 | 40 ns | $0.1 \mu \mathrm{~s}$ | Delay between falling edge on R and rising edge on L/R. |
| T12 | $0.1 \mu \mathrm{~s}$ | $1 \mu \mathrm{~s}$ | Delay between rising edge of CLK_Y and falling edge on S. |
| T13 |  | $0.5 \mu \mathrm{~s}$ | Pulse width SYNC_YL / YR |
| T14 |  | $0.5 \mu \mathrm{~s}$ | Pulse width CLK_YL / YR |
| T15 | 10 ns |  | Address set-up time |
| T16 | 20 ns |  | Load X/Y start register value |
| T17 | 10 ns |  | Address stable after load |
| T18 | 10 ns |  |  |
| T19 | 20 ns |  | SYNC_X pulse width. SYNC_X while CLK_X is high. |
| T20 | 10 ns |  |  |
| T21 |  | 40 ns | Analogue output is stable during CLK_X low. |
| T22 |  | 40 ns | CLK_X pulse width: During this clock phase the analogue output ramps to the next <br> pixel level. |
| T23 |  | 125 ns | ADC digital output stable after falling edge of CLK_ADC |

## Loading the X - and Y - Start Positions

The start positions (start addresses) for "ROI" (Region Of Interest) are preloaded in the X or Y start register. They become effective by the application of the SYNC_X, SYNC_YL and/or SYNC_YR. The start X- or Y address must be applied to their common address bus, and the corresponding LD_X or LD_Y pin must be pulsed.
On each falling edge of CLK_X, a new pixel of the same row (line) is accessed. The output stage is in hold when CLK_X is low and starts generating a new output after a rising edge on CLK_X.

The following timing constraints apply:
Load the X or Y start addresses in advance, before the X or Y shift registers are preset by a SYNC pulse. However, if necessary, they can be load just before the SYNC_X or SYNC_Y pulse as shown in the Figure 11.
E.g. the X start register can be loaded during the row idle time.

The $Y$ start register can be loaded during readout of the last row of the previous frame.
If the $X$ or $Y$ start address does not change for later frames, it does not need to be reloaded in the register.

Figure 11. Timing for Loading the X - and Y - Register


## Other Signals

Tie SELECT signal to VDD for normal operation. This signal was added for diagnostic reasons and inhibits the pixel array operation when held low.

The CAL signal sets the output amplifier DC offset level. When this signal is active (high) the pixel array is internally disconnected from the output amplifier, its gain is set to unity and its input signal is connected to the BLACK_REF input. Perform this action at least once for each frame.

EOS_X, EOS_YL and EOS_YR produce a pulse when the respective shift register comes at its end. These outputs are
used mainly during testing to verify proper operation of the shift registers.
TEST DIODE and TESTPIXEL ARRAY are connections to optical test structures that are used for electro optical evaluation. TESTDIODE is a plain photodiode with an area of $14 \times 5$ pixels. TESTPIXEL_ARRAY is an array ( $14 \times 5$ ) of pixels where the photodiodes are connected in parallel. These structures measure the photocurrent of the diodes directly.

TESTPIXEL_RESET and TESTPIXEL-OUT are connections to a single pixel that are used for testing.

## Pinlist

Table 8. Power Supply Connections

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 10 | VDD_ANA | Analog power supply 5V. |
| 11 | VDD_DIG | Digital power supply 5V. |
| 31 | VDD_AMP | Power supply of output amplifier 5V. |
| 33 | VDD_DIG | Digital power supply 5V. |
| 34 | VDD_ANA | Analogue power supply 5V. |
| 49 | VDD_RESR | Reset power supply 5V. |
| 50 | VDD_DIG | Digital power supply 5V. |
| 53 | VDD_ADC_ANA | ADC analogue power supply 5V. |
| 66 | VDD_ADC_ANA | ADC analogue power supply 5V. |
| 67 | VDD_ADC_DIG | ADC digital power supply 5V. |
| 69 | VDD_ADC_DIG_3.3/5 | ADC 3.3V power supply for digital output of ADC. <br> For interface with 5V external system.: connect to VDD_ADC_DIG. <br> For interface with 3.3 V external system: connect to 3.3V power supply. |
| 52 | VDD_PIX | Pixel array power supply [default: 5V, the device is then in "soft reset". In order to avoid <br> the image lag associated with soft reset, reduce this voltage to 3...3.5 V "hard reset"]. |
| 76 | VDD_DIG | Digital power supply 5V. |
| 79 | VDD_RESL | Reset power supply 5V. |

Table 9. Ground Connections

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 9 | GND_ANA | Analog ground. |
| 12 | GND_DIG | Digital ground. |
| 30 | GND_AMP | Ground of output amplifier. |
| 32 | GND_DIG | Digital ground. |
| 35 | GND_ANA | Analog ground. |
| 51 | GND_DIG | Digital ground. |
| 54 | GND_ADC_ANA | ADC analog ground. |
| 65 | GND_ADC_ANA | ADC analog ground. |
| 68 | GND_ADC_DIG | ADC digital ground. |
| 77 | GND_DIG | Digital ground. |

Table 10. Digital Input Signals

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 1 | S | Control signal for column amplifier. <br> Apply pulse pattern - see sensor timing diagram. |
| 2 | R | Control signal for column amplifier. <br> Apply pulse pattern - see sensor timing diagram. |

Table 10. Digital Input Signals (continued)

| Pin | Pin Name | Pin Description |
| :---: | :---: | :---: |
| 3 | RESET | Resets row indicated by left/right shift register. high active (1= reset row). <br> Apply pulse pattern - see sensor timing diagram. |
| 4 | SELECT | Selects row indicated by left/right shift register. high active (1=select row). <br> Apply 5 V DC for normal operation. |
| 5 | L/R | Use left or right shift register for SELECT and RESET. $1=$ left / $0=$ right - see sensor timing diagram. |
| 6 | A0 | Start address for X - and Y - pointers (LSB). |
| 7 | A1 | Start address for X - and Y - pointers. |
| 8 | A2 | Start address for X - and Y - pointers. |
| 13 | A3 | Start address for X - and Y - pointers. |
| 14 | A4 | Start address for X - and Y - pointers. |
| 15 | A5 | Start address for X - and Y - pointers. |
| 16 | A6 | Start address for X - and Y - pointers. |
| 17 | A7 | Start address for X - and Y - pointers. |
| 18 | A8 | Start address for X - and Y - pointers (MSB). |
| 19 | LD_Y | Latch address (A0...A8) to Y start register ( $0=$ track, $1=$ hold). |
| 20 | LD_X | Latch address (A0...A8) to X start register(0 = track, 1 = hold). |
| 21 | CLK_YL | Clock YL shift register (shifts on falling edge). |
| 22 | SYNC_YL | Sets YL shift register to location preloaded in Y start register. Low active ( $0=$ sync). <br> Apply SYNC_YL when CLK_YL is high. |
| 24 | CLK_X | Clock X shift register (output valid \& s when CLK_X is low). |
| 25 | SYNC_X | Sets $X$ shift register to location preloaded in $X$ start register. <br> Low active ( $0=$ sync). <br> Apply SYNC_X when CLK_X is high. <br> After SYNC_X, apply falling edge on CLK_X, and rising edge on CLK_X. |
| 27 | CLK_YR | Clock YR shift register (shifts on falling edge). |
| 28 | SYNC_YR | Sets YR shift register to location preloaded in $Y$ start register. Low active ( $0=$ sync). <br> Apply SYNC_YR when CLK_YR is high. |
| 36 | CAL | Initialize output amplifier. <br> Output amplifier will output BLACKREF in unity gain mode when CAL is high (1). Apply pulse pattern (one pulse per frame) - see sensor timing diagram. |
| 37 | G0 | Select output amplifier gain value: G0 = LSB; G1 = MSB. $00=$ unity gain; $01=x 2 ; 10=x 4 ; 11=x 8$. |
| 38 | G1 | idem. |
| 71 | CLK_ADC | ADC clock. <br> ADC converts on falling edge. |
| 75 | BITINVERT | 1 = invert output bits. <br> $0=$ no inversion of output bits. |

Table 10. Digital Input Signals (continued)

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 80 | TRI_ADC | Tri-state control of digital ADC outputs <br> $1=$ tri-state; $0=$ output |

Table 11. Digital Output Signals

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 23 | EOS_YL | End-of-scan of YL shift register. <br> Low first clock period after last row (low active). |
| 26 | EOS_X | End-of-scan of X shift register. <br> Low first clock period after last active column (low active). |
| 29 | EOS_YR | End-of-scan of YR shift register. <br> Low first clock period after last row (low active). |
| 55 | D1 | ADC output bit (LSB). |
| 56 | D2 | ADC output bit. |
| 57 | D4 | ADC output bit. |
| 58 | D5 | ADC output bit. |
| 69 | D6 | ADC output bit. |
| 61 | D7 | ADC output bit. |
| 62 | D8 | ADC output bit. |
| 63 | D9 | ADC output bit. |
| 64 | ADC output bit. |  |

Table 12. Analog Input Signals

| Pin | Pin Name | Pin Description |
| :---: | :---: | :---: |
| 39 | NBIASARR | Connect with 470 k to Vdd and decouple to ground with a 100 nF capacitor. |
| 40 | PBIAS | Connect with 39 k to ground and decouple to Vdd with a 100 nF capacitor for 8 MHz pixel rate. (Lower resistor values yield higher maximal pixel rates at the cost of extra power dissipation). |
| 41 | NBIAS_AMP | Output amplifier speed/power control. Connect with $51 \mathrm{k} \Omega$ to VDD and decouple with 100 nF to GND for 8 MHz output rate (Lower resistor values yield higher maximal pixel rates at the cost of extra power dissipation). |
| 42 | BLACKREF | Control voltage for output signal offset level. <br> Buffered on-chip, the reference level can be generated by a $100 \mathrm{k} \Omega$ resistive divider. <br> Connect to +/- 2 V DC for use with on-chip ADC. |
| 44 | IN_ADC | Input, connect to sensor's output. <br> Input range is between 2 \& 4 V (VLOW_ADC \& VHIGH_ADC). |
| 45 | NBIASANA2 | Connect with 100 k to VDD and decouple to GND. |
| 46 | NBIASANA | Connect with 100 k to VDD and decouple to GND. |
| $\begin{aligned} & 47 \\ & 70 \end{aligned}$ | VLOW_ADC <br> VHIGH_ADC | Low reference and high reference voltages of ADC should be about 2 and 4 V . The required voltage settings on VLOW_ADC and VHIGH_ADC can be approximated by tying VLOW_ADC with $1.2 \mathrm{k} \Omega$ to GND and VHIGH_ADC with $560 \Omega$ to VDD. |

Table 12. Analog Input Signals (continued)

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 48 | G_AB | Anti-blooming drain control voltage: <br> Default: connect to ground. The anti-blooming is operational but not maximal. <br> Apply 1V DC for improved anti-blooming. |
| 72 | PBIASDIG2 | Connect with 100K to GND and decouple to VDD. |
| 73 | PBIASENCLOAD | Connect with 100K to GND and decouple to VDD. |
| 74 | PBIASDIG1 | Connect with 47K to GND and decouple to VDD. |

Table 13. Analog Output Signals

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 43 | OUT | Analogue output signal are connected to the analogue input of the ADC. |

Table 14. Test Structures

| Pin | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 81 | TESTDIODE | Plain photo diode, size: $14 \times 25$ pixels. <br> Must be left open for normal operation. |
| 82 | TESTPIX <br> ARRAY | Array of test pixels, connected in parallel $(14 \times 25$ pixels $)$. <br> Must be left open for normal operation. |
| 83 | TESTPIXEL_RESET | Reset input of single test pixel. <br> Must be tied to GND for normal operation. |
| 84 | TESTPIXEL_OUT | Output of single test pixel. <br> Must be left open for normal operation. |

## Package

## Package with Glass

Note: All dimension in Figure 12. are measured in inches.
Figure 12. STAR250 Package Dimensions


Table 15. Package Specifications:

| Type | JLCC-84 |
| :---: | :---: |
| Material | Black Alumina BA-914 |
| Thermal expansion coefficient | $7.6 \times 10^{-6} / \mathrm{K}$ |

## Die Alignment

Figure 13. Die Alignment


The die is aligned manually in the package to a tolerance of $\pm 50 \mu \mathrm{~m}$ and the alignment is verified after hardening the die adhesive. All dimensions in figure 13 are in mm .

Window Specifications
STAR250
Table 16. STAR250 Glass Cover Specifications:

| Material | Fused Silica |
| :---: | :---: |
| Dimensions | $25 \times 25 \mathrm{~mm}+-0.2 \mathrm{~mm}$ |
| Thickness | $1 \mathrm{~mm}+-0.05 \mathrm{~mm}$ |
| Anti reflective coating | No |
| Cavity fill | Air |

## STAR250BK7

Table 17. STAR250BK7 Glass Cover Specifications

| Material | BK7G18 |
| :---: | :---: |
| Dimensions | $25 \times 25 \mathrm{~mm}+-0.2 \mathrm{~mm}$ |
| Thickness | $1 \mathrm{~mm}+-0.05 \mathrm{~mm}$ |
| Anti reflective coating | Yes |
| Cavity fill | $\mathrm{N}_{2}$ |

## Soldering and Handling

## Soldering and Handling Conditions

Take special care when soldering image sensors onto a circuit board. Prolonged heating at elevated temperatures may result in deterioration of the performance of the sensor. The following recommendations are made to ensure that sensor performance is not compromised during end users' assembly processes.

## Board Assembly

The STAR250 is very sensitive to ESD. Device placement onto boards should be done in accordance with strict ESD controls for Class 0, JESD22 Human Body Model, and Class A, JESD22 Machine Model devices. Assembly operators need to always wear all designated and approved grounding equipment; grounded wrist straps at ESD protected workstations are recommended including the use of ionized blowers. All tools should be ESD protected.

## Manual Soldering

When a soldering iron is used the following conditions should be observed:

Use a soldering iron with temperature control at the tip. The soldering iron tip temperature should not exceed $350^{\circ} \mathrm{C}$.
The soldering period for each pin should be less than five seconds.

## Reflow Soldering

Reflow soldering is not allowed.

## Precautions and Cleaning

Avoid spilling solder flux on the cover glass; bare glass and particularly glass with antireflection filters may be harmed by the flux. Avoid mechanical or particulate damage to the cover glass.
Use isopropyl alcohol (IPA) as a solvent for cleaning the image sensor glass lid. When using other solvents, it should be confirm whether the solvent will dissolve the package and/or the glass lid.

## RoHS (lead free) Compliance

This paragraph reports the use of Hazardous chemical substances as required by the RoHS Directive (excluding packing material).

Table 18. Chemical Substances in STAR250 Sensor

| Chemical Substance | Any intentional content | If there is any intentional content, in which portion <br> is it contained? |
| :--- | :---: | :---: |
| Lead | NO | - |
| Cadmium | NO | - |
| Mercury | NO | - |
| Hexavalent chromium | NO | - |
| PBB (Polybrominated biphenyls) | NO | - |
| PBDE (Polybrominated diphenyl ethers) | NO | - |

## Information on Lead Free Soldering

The product cannot withstand a lead free soldering process. Reflow or wave soldering is not allowed. Hand soldering only. Solder 1 pin on each side of the sensor and let it cool down for at least 1 minute before continuing
Note: "Intentional content" is defined as any material demanding special attention is contained into the inquired product by these cases:

1. A case that the above material is added as a chemical composition into the inquired product intentionally in order
to produce and maintain the required performance and function of the intended product
2. A case that the above material, which is used intentionally in the manufacturing process, is contained in or adhered to the inquired product.
The following case is not treated as "intentional content": A case that the above material is contained as an impurity into raw materials or parts of the intended product. The impurity is defined as a substance that cannot be removed industrially, or it is produced at a process like chemical composing or reaction and it cannot be removed technically.

## Ordering Information

## Part Numbers

| FillFactory part number | Cypress Part number | Package | Glass Lid | Mono/Color |
| :--- | :---: | :---: | :---: | :---: |
| STAR250 | CYIS1SM0250AA-HQC | 84 -pin JLCC | Quartz fused silica | Mono |
| STAR250BK7 | CYIS1SM0250AA-HHC | 84 -pin JLCC | BK7G18 | Mono |
| Evaluation system | CYIS1SM0250-EVAL | $84-$ pin JLCC | Quartz fused silica | Mono |

## Evaluation kit

For evaluating purposes an STAR250 evaluation kit is available. The STAR250 evaluation kit consists of a multifunctional digital board (memory, sequencer and IEEE 1394 Fire Wire interface) and an analog image sensor board. Visual Basic software (under Win 2000 or XP) allows the
grabbing and display of images from the sensor. All acquired images can be stored in different file formats (8 or 16-bit). All setting can be adjusted on the fly to evaluate the sensors specs. Default register values can be loaded to start the software in a desired state. Please contact us for more information.

All products and company names mentioned in this document may be the trademarks of their respective holders

## Document History Page

| Document Title: CYIS1SM0250-AA STAR250 250K Pixel Radiation Hard CMOS Image Sensor |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Document Number: 38-05713 |  |  |  |  |
| REV. | ECN NO. | ISSUE <br> DATE | ORIG. OF <br> CHANGE | DESCRIPTION OF CHANGE |
| $* *$ | 310213 | SEE ECN | SIL | Origination |
| *A | 603159 | SEE ECN | QGS | Converted to Framemaker Format |
| *B | 649360 | SEE ECN | FPW | Title update + package spec label |


[^0]:    Notes

    1. All parameters are characterized for DC conditions after establishing thermal equilibrium.
    2. Unused inputs must always be tied to an appropriate logic level, e.g. either VDD or GND.
    3. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. Take, normal precautions to avoid applying any
